Electronic Systems SI/PI Forum

Date: April 22, 2021

Time: 1:00 pm – 5:00 pm ET

Abstract:
Don’t miss this half-day online Electronic Systems SI/PI Forum featuring industry leaders covering key design topics for SI/PI engineers.

KEYNOTE: Is Power Integrity the New Black Magic?
1pm ET
Presenter: Istvan Novak, Principal Signal and Power Integrity Engineer, Samtec

DDR Crosstalk Problems Where You Least Expect Them 
2pm ET
Presenters: Jayaprakash Balachandran (JP), Technical Lead, Cisco and Hannah Bian, Signal Integrity Engineer, Cisco

FastPI using Standard PI Models to Expedite Platform PDN Design Optimization and Sign-off
3pm ET
Presenter: Kinger Cai, Platform Electrical Architect, Intel Corp

Sigrity 2021: 10X Performance for Next-Gen SI/PI
4pm ET
Presenters: Ken Willis, Product Engineering Group Director, Cadence, Jared James, Principal Product Engineer, Cadence, and David Choe, Sr Product Engineering Manager, Cadence

Please note:
By registering, you are agreeing to allow the data collected to be shared with Signal Integrity Journal™, the presenters and the sponsor to contact you by email.

Sponsored By: