Find Events

or

Faster PCB Sign-Off by Detecting SI/PI Issues Early in Design Process

Registration

Register For This Event

When

3/9/22 11:00 am to 12:00 pm EST

Event Description

Altair Webcast - Hosted By Signal Integrity Journal

Title: Faster PCB Sign-Off by Detecting SI/PI Issues Early in Design Process

Date: March 9, 2022

Time: 8am PT / 11am ET

Presented by: Sandeep Roy, Technical Specialist - Electronic System Design, Altair and Marek Jableka, Senior Technical Specialist - Electronic System Design, Altair

Sponsored by: Altair

Abstract:
With the ongoing push to higher-speed and higher-density PCBs designers must improve their understanding of the flow of signals and power throughout the entire board to inform their core responsibilities of developing routing, placement, and layer stack-up strategies.

Although your organization may have a dedicated SI/PI team to validate signal integrity and power integrity, SI/PI experts talk in the language of mV, Ω, and Amps, whereas design engineers think in of mils, length, spacing. This presents a communication problem and a process inefficiency. Many iterations could be avoided if only the ECAD engineers had the ability to identify and resolve basic issues for themselves.

Learn how Altair PollEx can import any native ECAD format and provide designers with easy-to-use SI/PI screening tools that reduce design loops, increase collaboration, and improve board quality.

Presenter Bios:
Sandeep Roy
is working as a Technical Specialist in Electronic System Design for Altair. He is mainly focused on providing Training and support on Signal and Power Integrity Simulation as well as PCB Verification and DFX using Altair PollEx. Before joining Altair, he worked for 4 years at FTD Automation, Cadence’s channel partner in India as an Application Engineer, providing training and support on Cadence’s PCB Design and Simulation software solutions. Sandeep has a bachelor’s degree in Electronics and Communication Engineering from Visvesvaraya Technological University, Bangalore, India.

Marek Jableka, MBA, MSc in Electronics, 6σ Black Belt. His expertise is in electrical simulation areas gained and developed in automotive industry. Currently working for Altair as a Senior Technical Specialist in Electronic System Design. He is focused on helping customers in performing virtual validation for their products using Altair simulation tools. Provides training and support to solve problems in EMC, Signal and Power Integrity area as well as electronic components modelling and PCB automated verification. 

Before joining Altair, he worked for 3 years at AGH University of Science and Technology in ASIC design area. Next 9 years for Delphi/Aptiv starting from EE Simulation engineer, through Simulation Team Leader and Hardware Engineering Operations Manager leading both electrical and mechanical simulation teams. Getting MBA degree moved to APTIV’s PMO managing User Experience product delivery process and building customer relation. 

Please note:
By registering for this webinar, the details of your profile may be used by Signal Integrity Journal™, the presenters, and the sponsor to contact you by email.