We use cookies to provide you with a better experience. By continuing to browse the site you are agreeing to our use of cookies in accordance with our Cookie Policy.
This DesignCon 2024 paper, a Best Paper Award winner, introduces a new process utilizing heuristics to determine laminate anisotropy based on Dk/Df construction tables provided by laminate suppliers.
This DesignCon paper showcases high-speed design and testing schemes for LPO systems from a system perspective while also presenting the testing results, data, and product architecture of a linear direct-drive switch in conjunction with an LPO module system.
Designed for testing Ethernet and IP speeds up to 100 Gbps, PacketExpert 100G is ideal for evaluating high-speed backhaul networks and data center interconnects.
In this blog, John D'Ambrosia discusses the industry's approach to Ethernet in the age of AI, from the IEEE P802.3dj project to the efforts of the Ultra Ethernet Consortium to deliver a complete cost-effective Ethernet architecture optimized and scalable for high-performance AI. Read on to understand the role of these two complementary efforts to support AI workloads and gain insight into potential industry growth.
Keysight introduces PCIe Designer, a new product in the ADS product suite that supports simulation workflows based on industry standards for high-speed, high-frequency digital designs.
This achievement successfully verifies the ultra-low non-linear Kerr effect and ultra-low SRS effect of the hollow-core fiber system, marking a key milestone towards achieving longer-distance and larger-capacity transport over hollow-core fiber in the future.
RSS
.png?height=200&t=1722008118&width=200 "IDTechEx 7-26-24 (1).png")
