Signal Integrity

RSS

Samtec, Inc.’s Generate high-speed edge card sockets (HSEC6-DV Series) support 64 Gbps PAM4 (32 Gbps NRZ) applications and are PCIe 6.0 capable. 

Optimizing DDR5 memory system validation involves a strategic focus on probe and interposer solutions for in-system measurements. The selection of probe architecture, whether RC or RCRC, plays a key role in managing probe loading. To make the right choice, evaluating source impedance and signal characteristics, especially for bursted signaling, is essential. As DDR5 continues to evolve at higher speeds and reach its top speed phase, integrating non-ideal loading modeling within simulations and effectively de-embedding probe and interposer effects become critical components of a comprehensive testing plan.s

Serial links have focused the practice of signal integrity on managing loss and discontinuities. Each system struggles with one or the other, making it imperative to determine which issue is dominant in your system and respond appropriately. This article by Donald Telian will explain how to characterize your link to help guide your thinking and your solution.

In this article, Donald Telian explains why discontinuities do not sum the same way as loss. Telian outlines that a failing an RL mask might indicate that Tx or Rx are simply too close to a discontinuity, causing the discontinuity proximity effect. Read on to learn more about how to to distance SerDes from discontinuities.

PCI-SIG today announced the availability of PCI-SIG ATLs providing PCI Express testing and a process for members to become an official testing lab

In this installation of Engineering Nightmares, Robert Haller explores a keystone rule to keep in mind when troubleshooting signal integrity problems. Learn why signal integrity engineers should never perform a measurement or simulation without first anticipating what they expect to see.

Automotive applications present new challenges to high-speed serial technology. Asymmetric, multi-gigabit signaling between sensors, processors, and displays in the unique noise environments of both electric and internal combustion engine vehicles create new problems for signal and power integrity engineers. This paper introduces the signal impairments required for receiver testing in the emerging automotive standards like ASA, MIPI's A-PHY, Automotive Ethernet, and more. Standards specify different sources of noise in different ways, some in the form of time evolutions, others as spectra. This paper focuses on techniques for generating and calibrating each noise source while describing advanced de-embedding techniques and addressing test equipment limitations.

Where do those strange frequency domain “Kramers-Kronig” equations come from? They don’t seem to have any obvious intuitive basis. Looking at their time domain equivalents, however, resolves the mystery and gives us an intuitive understanding of their origin.

The roughness of copper foils has a detrimental effect on signal loss in PCBs. Therefore, reducing roughness is crucial in minimizing signal loss. Nevertheless, roughness is essential to ensure a good adherence between the prepreg and the copper foil. A compromise must be found between adherence and power integrity. This paper presents a novel approach to evaluate signal loss without assuming any specific roughness shape.    

This paper demonstrates a step-by-step correlation methodology adapted for DSP-based PCIe Gen5 and Gen6 IBIS-AMI models where one can measure and directly correlate raw errors out of the DSP on a test setup that is based on the receiver stress eye methodology of the PCIe standard.