Adrien Auge

Adrien joined Alphawave Semi in 2021 after spending more than eight years in the signal integrity field, working on parallel and serial interface design for memory and GPU products at SK Hynix and Intel. He also worked at Synopsys on SI modeling, where he led the development of industry-standard IBIS-AMI models for their IP portfolio and released the company's first ADC-based IBIS-AMI model. His current role at Alphawave IP is to provide accurate SI models to IP customers for their off-chip design needs and enablement, as well as signal integrity integration support. Adrien received his BS in IT Engineering from France (IMT, 2010) and his MS in Electrical Engineering from Korea (KAIST, 2012).

Rigorous Correlation Methodology Cover.jpg

Rigorous Correlation Methodology for PCIe Gen5 & Gen6 DSP Based IBIS-AMI Models

DesignCon 2023 Best Paper Award Winner

August 16, 2023

Adrien Auge and Michael Klempa

0 Comments

This paper demonstrates a step-by-step correlation methodology adapted for DSP-based PCIe Gen5 and Gen6 IBIS-AMI models where one can measure and directly correlate raw errors out of the DSP on a test setup that is based on the receiver stress eye methodology of the PCIe standard.

IBIS-AMI Modeling and Correlation Methodology for ADC-Based SerDes Beyond 100 Gb/s

August 2, 2022

Aleksey Tyshchenko, David Halupka, Richard Allred, Tripp Worrell, Barry Katz, Clinton Walker, and Adrien Auge

0 Comments

This paper presents two modeling methodologies for ADC-based SerDes that mitigate IBIS-AMI architectural misalignments, and a corresponding model correlation methodology.

ARTICLES