Items Tagged with 'FEC'

In order to study what is needed and what has been adopted for the next Ethernet speed node of 200 Gbps per lane, this DesignCon 2024 paper, a recipient of the Best Paper Award, investigates different FEC schemes such as end-end, concatenated, and segmented FECs, examining how these different FEC schemes affect signal integrity and performance in different end applications. 

In this article, Cathy Liu discusses how channel error models and FEC performance analysis have been updated according to industry changes, as well as how different Ethernet coding schemes have been studied and simulated for 800GE and 1.6GE systems with 200 Gbps per lane. Liu investigates concatenated FEC with soft-decision decoding for inner code to protect 200 Gbps optical link and the effect of different FEC options on system SI.

This paper proposes a model that can serve as a tool for evaluating FEC choices in 200+ Gb/s applications. It allows the comparison of the effect of different inner/outer codes and inner-FEC interleaving schemes on post-FEC BER. It can also be used as a tool for system-level transceiver design, allowing designers to see the impact of design choices on the post-FEC BER efficiently.

Industry leaders join forces to meet the next generation needs of service providers, 
5G telecom, and fixed access operators.

Viavi Solutions Inc. will highlight new Ethernet testing solutions at OFC 2023 in San Diego.

Anritsu Company demonstrates solutions, technologies, and methodologies to verify high-speed communications designs during DesignCon 2023.

What are the optimal methods to achieve 224/212 Gb/s common electrical I/O and Ethernet, the highest speed/data rate per lane electrical input/output and link systems? By way of understanding, we begin by investigating optimal pulse amplitude modulationvs. channel characteristics at 224 Gb/s.

What are the test challenges brought on by PAM4? This article details what a BERT needs to do to meet the necessary signal analysis requirements.

Interested in performance analysis for 100+ Gb/s per lane PAM4 interfaces? This paper takes a detailed look at high-speed serial link error propagation models and different Ethernet coding schemes as part of FEC performance analysis for 100/200/400 GbE systems with 100+ Gb/s per lane PAM4 interfaces.

Looking into advanced error code correction? Many techniques involve forward error correction. But what exactly is that and how does it relate to your design? Cathy Liu spells it out in this article.