Power Integrity

RSS

As rated by reader views, here are the Top 5, Most Read Articles on SIJ of all time. Thank you for your continued readership, as we look forward to bringing you many more great technical features in 2022 and beyond!

As rated by attendance, here are the Top 5 Webinars on SIJ of all time. These presentations are available to watch on demand at your leisure. Thank you for continuing to join us, as we look forward to bringing you many more educational and informative presentations in 2022 and beyond!

This extreme measurement seems more impossible than difficult.  The traditional stability assessment method for voltage regulators is the Bode plot.  Access to the control loop is required and a small signal is injected into the control loop, usually via a resistor, placed at the top of the voltage sense divider. Without access to this voltage divider, there isn’t a place to inject a signal into the control loop, and therefore the Bode plot is seemingly impossible…

In this Extreme Measurement Example, see how measurements were used to resolve the shield resistance issue, where the authors redesigned the PCB to clear the DUT contact, but also identified alternate solutions in the event they could not wait for a new PCB.

This first post in a new blog series, Extreme Measurements, introduces how an extreme measurement is defined. Find out how your extreme measurement story can end up on SIJ!

In this tongue-in-cheek experiment that leads to actionable conclusions, Ben Dannan and Steve Sandler set out to discover a method to mitigate the lack of an isolation calibration step on a VNA.

A consideration that is often neglected is the impact of the self-resonant frequency (SRF) or parallel equivalent capacitance, Cp, which is related to SRF. In this article, Steve Sandler focuses on the impact of the inductor SRF on switching regulator performance.

Stefaan Sercu, Samtec Signal Integrity R&D Engineer, recently presented “Impedance Corrected De-Embedding,” which discussed the advantages of impedance corrected de-embedding over standard 2X through de-embedding, here are some highlights of his talk.

Due to the ever increasing speed-grade of memory systems, it is necessary to apply equalizations, which creates severe burdens for memory system design engineers. Fortunately, the challenges have been overcome by an IBIS-AMI solution for single-ended signals and the introduction of a forwarded clocking solution. Read on to learn more.

I often get questions from my fellow design engineers from around the world asking why we should or should not use S parameters or Z parameters for power distribution network (PDN) designs or validation.  The truth is, we should be familiar with both, because depending on our design and validation tools, one or the other may be better suited for the task. Read on to find out why.