Luis Boluña

Luis Boluña is a Senior Application Engineer for Keysight Technologies. He has extensive experience in both the measurement and simulation of high speed SerDes architectures and backplane designs. His background is Signal Integrity and Mixed Signal Circuit Design. He has worked in Silicon Valley almost 29 years with Agilent, Cisco Systems, Rambus, Microsoft, and National Semiconductor. Luis has two U.S. patents and has a Pioneer Award from Cisco Systems. His research interests are in system design, testability, simulation, and validation of high speed designs. Luis holds a BSEE from UC Santa Barbara with an emphasis in Solid State Physics

ARTICLES

Samtec DesignCon Paper Summary Cover.jpg

Are 1.0 mm Precision RF Connectors Required for 224 Gbps PAM4 Verification?

DesignCon 2024 Best Paper Award Winner

This paper, awarded the Best Paper Award at DesignCon 2024, explores what is meant by bandwidth during the standardization process, the implications of test and verification attached to certain bandwidth requirements, as well as differences between acquisition range, band limited filters, and s-parameters for time domain processing. 


Read More